attoseconds handling in systemC
I understand the maximum support is SC_FS (femtoseconds), is there any way we can do or handle attoseconds (10 to the power -18). I am doing some DSP algorithms for the attenuation and need to handle...
View ArticleIO port by reference
Hi All, Can I pass a reference to IO port? The code below results in a Modelsim error which I suspect is because of the sc_out reference SC_MODULE(PROC3) { sc_in<bool > clk; sc_in<bool >...
View ArticleSystemC 2.3 - Bug in "void circular_buffer<T>::resize( int size...
Hello, There seems to be a bug in the "void circular_buffer<T>::resize( int size)" function in include/tlm_core/tlm_1/tlm_req_rsp/tlm_channels/tlm_fifo/circular_buffer.h The line "buf_clear(...
View ArticleNo reply to my post Sep 9, 2013
Hell All, I posted a question entitled "Determining source of events using global fifo" on Sep 9, 2013. Surprisingly, I have not got a reply for this post so far. What is wrong with this post? Any...
View ArticleWARNING: No sensor data found! End of file reached. End of sensor input....
This is my module and i am running this programe and i get this error message: SystemC 2.3.0-ASI --- Aug 26 2013 11:03:53 Copyright © 1996-2012 by all Contributors, ALL...
View ArticleA free command line tool for converting Verilog to SystemC (so accurate)
This is the best among competitors. So easy to use. Start with the examples: http://www.mazdak-alborz.com/v2sc.html
View ArticleSystemC and TLM-2 documentation and class diagrams
I provided this documentation for developers that need full view to the internal structure of SystemC and TLM-2: http://depositfiles.com/files/6cfakgnq5
View ArticleEmbecosm: Appendix A. Downloading the Example Models
Hello Everyone, Can anyone please help to find the example models used in http://www.embecosm.com/appnotes/ean1/ean1-tlm2-or1ksim-2.0.html#app_download to understand the various concepts. As per...
View Articlescv-2.0-public_preview Documentation
scv-2.0-public_preview Documentation http://depositfiles.com/files/65ef2ibe3
View ArticleA module with a delayed output
Hi all, i am trying to translate a simulink model to system c module. The simulink block is a source block where it generates random number in the range of [ 0 , 253 ] and with a explicit sample...
View ArticleSet parameter
Hello All, I want to implement the condition or a function that would only be executed if Parameter (used to define it) to 1 otherwise if 0 it won't be executed or even exists in the program. So to...
View ArticlePython bindings for SystemC
Hi, Has anyone succeeded in generating python bindings for SystemC, using PyBindGen? I've managed to run through the process, but can't seem to figure out why I can't find any classes or...
View ArticleNot working discount viagra pills online
avodart viagra clomid diflucan dostinex glucophage buy viagra online viagra 3.99 - viagra online
View Articleregister src/sysc/datatypes/int/sc_nbutils.h
Hi All, I have a question - can I safely delete registers in src/sysc/datatypes/int/sc_nbutils.h OR some surprise might come during simulation ? Regards, Sumit
View ArticlesystemC synthesis guidlines
hi everyone , Is there any synthesis guidlines for systemC ??? and what does ESL and HSL means ...??? thanks Mohit
View ArticleReading inputs of a counter module
UPDATED QUESTION hi all, I am very new to systemC and i have finished the theoretical concepts in systemc and just started with the simple implementations. Here i have tried to implemented a...
View ArticleSC_CSD in src/sysc/datatypes/int/sc_nbutils.h
In sc_nbutils.h inline void is_valid_base(sc_numrep base) { switch (base) { case SC_NOBASE: case SC_BIN: case SC_OCT: case SC_DEC: case SC_HEX: break; case SC_BIN_US:...
View Articleuse of FIFO
Hi there , I am about implementing a directories based cache coherence protocol in systemc But when i try to use the FIFO channel i couldn't know how it works(methods,linking...) can anyone...
View Articledata structure with link list
hello, Is it advisable to use linklist for implementing data structure n systemC or one should stick to array ... and which practice s better for systemC synthesis ... Thanks Mohit
View ArticleWeak Vtables in SystemC Library
We have found weak vtables in many files of SystemC Library and it will be emitted in every translation unit. I would not not be worrying about if the developer knows about it. Is this behavior known...
View Article