Hi,
Is there similar in SystemC like last_value attribute in VHDL?
I have a sc_logic signal and I'd like to determine a real negedge (1->0) but not from (X->0). How to do that?
↧
Channel:
SystemC Language Forum RSS Feed
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: SystemC Language Forum RSS Feed
- Channel Number: 13251756
- Language: English
- Registered On: May 15, 2013, 9:41 am
- Number of Articles: 595
- Latest Snapshot: November 23, 2016, 11:17 pm
- RSS URL: http://forums.accellera.org/rss/forums/13-systemc-language-forum-rss-feed
- Publisher: http://forums.accellera.org
- Description: SystemC Language Forum
- Catalog: //systemc1.rssing.com/catalog.php?indx=13251756
© 2025 //www.rssing.com