vector declaration
hi, when i try to assign a particular bti in a vector by using the statement ff[i]=o..it is showing error. Could any one pls tell what the mistake is. ..... sc_signal<sc_bv<8> > ff;...
View Articlevector declaration
hi, when i try to assign a particular bti in a vector by using the statement ff[i]=o..it is showing error. Could any one pls tell what the mistake is. ..... sc_signal<sc_bv<8> > ff;...
View ArticleSegmentation fault: Method sensitive to an event which is notified(immediately)
Hello, With the following example, I have a method which is sensitive to an event which is notified(immediately) from end_of_elaboration() function. This gives Segmentation fault (core dumped)....
View ArticleVCD file not generated
Hello there, I've been trying to create a vcd file which helps me study the waveform of a 2 by 4 decoder. But, when I try to open the file "decoder.vcd" , it tells me that there is no such file or...
View ArticleSystemic & verilog co-simulation using cadence irun simulator
I am doing systemic & verilog co-simulation using cadence irun tool. When I am using non parameterize constructor and then using NCSC_MODULE_EXPORT it is working fine. But if I use parameterized...
View ArticleAccessing channel via port
Hello, the class sc_port offers the function get_interface(). Is there also an option to get the bound channel? Cheers! Tim
View ArticleImplement the function
Hi all, I have a example with systemC. This example is implement and function. I have tried print results out to the monitor, but it seems to be incorrect ( it seems like the "c" variable updates...
View ArticleSimulation stopped by the user
Hello there, While trying to run the executable, I get the following message: Info: (I703) tracing timescale unit set: 1 ns (decoder.vcd) At time0 s:: (select, enable) 00output is 0 Info:...
View Articlesystem c and TLM 2.0 basics and help
Hi All, I am new to system c and TLM. Currently i am learning systemc and coding basics, I want helps from you all. pls give me some suggestion so that i can start learning properly . currently i have...
View Articleswitch case
hi, Since iam new to systemc and am trying out new things in order to learn , iam getting lot of doubts, hope someone can help me out!! like i verilog where we use case statement for implementing...
View ArticleError with a large number of SC_THREAD
Hi all, In the context of a SystemC simulation with many SC_THREAD processes (> 32000), I am facing the following error on an Intel X86 platform running Ubuntu 15.04: sc_cor_qt.cpp:114: virtual...
View ArticleWhy [ ] operator is not overloaded for sc_signal ?
A follow-up question for http://forums.accellera.org/topic/5443-vector-declaration/ Why square brakets are not overloaded for sc_signal class? In case underling datatype allows bit-level access, it...
View ArticleHelp me about "error C2064: term does not evaluate to a function taking 1...
I don't know how to fix this error, help me please #define SC_INCLUDE_DYNAMIC_PROCESSES #include "systemc" using namespace sc_core; using namespace sc_dt; using namespace std; #include "tlm.h" #include...
View ArticleIssue with sc_inout_resolved
I am writing I2C model (as per my requirement) which include master.cpp and slave.cpp. There are 2 signals: SDA and SCL, both are type of sc_inout_resolved in both the files. Connection and Port...
View ArticleProblems with SystemC syntax, improvment request
Hello, Is any facelift planned for next SystemC release (2.4 or 3.0)? I want to share some feedback , from synthesizable SystemC designer prospective. Recently I’ve done a lot of synthesizable...
View Articlesc_port sc_export binding issue
Hi I am facing an issue with sc_port sc_export binding. My following example compiles fine class initiator : public sc_module { public: sc_port<sc_signal_inout_if<bool> > out;...
View ArticleIssue in viewing waveform
Hello there, The simulation for my module stops at 55 ns. This might probably happen because of my driver. In GTKwave , am not able to view what is the input and output at 55(th) ns, since the...
View ArticleSeg fault when port is bound to dummay signal in before_end_of_elaboration
Hello In the following example I am tying to connect the unconnected port to dummy channel in before_end_of_elaboration callback. But it gives me seg fault #include "systemc.h" class test : public...
View Articlecreating additional ports in before_end_of_elaboration callback
Hello As per standard we can create new sc_port in before_end_of_elaboration callback In the following example, I am creating a new port in before_end_of_elaboration callback but it is not connected...
View ArticleMerging sc_int and sc_bigint
It seems like it makes sense to merge sc_*int and sc_big*int types. Wide buses are all around in modern systems. For example 64 bytes is common size of cache line. I do not see a good reason to keep...
View Article